

# Neural Acceleration for GPU Throughput Processors

Amir Yazdanbakhsh

Jongse Park


Hardik Sharma

Pejman Lotfi-Kamran\*

Hadi Esmaeilzadeh

Alternative Computing Technologies (ACT) Lab  
Georgia Institute of Technology

\*The Institute for Research in Fundamental Sciences



## NGPU

## Neurally Accelerated GPU


# Approximate computing

Embracing imprecision

**Relax** the abstraction of “*near perfect*” **accuracy** in



Data Processing



Storage



Communication

Accept **imprecision** to improve

**performance**

**energy dissipation**

resource utilization **efficiency**


# Opportunity

Many GPU applications are amenable to approximation

Augmented  
Reality

Computer  
Vision

Robotics




Machine  
Learning

Sensor  
Processing


Multimedia

# Opportunity




More than 55% of application runtime and energy is in **neurally approximable** regions

# Neural Transformation for GPUs





# Challenges





**Many  
Core**

# Challenges





# Challenges






# Challenges




Augmenting the CPU based neural processing units to each SIMD lane imposes **31.2%** area overhead

# NGPU

## Neurally-Accelerated GPU Architecture



# Neuronal Network Operations



$$y_j =$$

*sigmoid*(

$$w_{j,0} \times x_{j,0} +$$

$\dots$

$$w_{j,i} \times x_{j,i} +$$


$\dots$

$$w_{j,n} \times x_{j,n} +$$

)


# NGPU

## Neurally-Accelerated GPU Architecture



# NGPU


## Neurally-Accelerated GPU Architecture



**NGPU** reuses the existing ALU in each SIMD lane

# NGPU


## Neurally-Accelerated GPU Architecture



**Weight FIFO** is shared among all the SIMD lanes

# NGPU

## Neurally-Accelerated GPU Architecture




Overall **NGPU** has  $\leq 1\%$  area overhead

# NGPU Execution Model

```
ld.global %r0, [addr0];  
ld.global %r1, [addr1];  
send.n_data %r0;  
send.n_data %r1;  
recv.n_data %r2;  
st.global [addr2], %r2;
```

**Neurally Accelerated  
GPU Application**



**Neural Network**



# NGPU Execution Model


```
ld.global %r0, [addr0];
ld.global %r1, [addr1];
send.n_data %r0;
send.n_data %r1;
recv.n_data %r2;
```

```
st.global [addr2], %r2;
```


```

      ⤵ ⤵ ... ⤵
      ⤵ ⤵ ... ⤵
      ( in0, in0, ..., in0)
      ( in1, in1, ..., in1)
      w0 × ( in0, in0, ..., in0)
+ w2 × ( in1, in1, ..., in1)
sigmoid ⤵ ⤵ ... ⤵
      w1 × ( in0, in0, ..., in0)
+ w3 × ( in1, in1, ..., in1)
sigmoid ⤵ ⤵ ... ⤵
      w4 × ( n0, n0, ..., n0)
+ w5 × ( n1, n1, ..., n1)
sigmoid ⤵ ⤵ ... ⤵
      ( out0, out0, ..., out0)
      ⤵ ⤵ ... ⤵

```




# NGPU Execution Model



**SIMD lanes are in normal mode and performs precise computation**

# NGPU Execution Model



SIMD lanes enter neural mode

# NGPU Execution Model


```
ld.global %r0, [addr0];
ld.global %r1, [addr1];
send.n_data %r0;
send.n_data %r1;
recv.n_data %r2;
```

```

      ⤵ ⤵ ... ⤵
      ⤵ ⤵ ... ⤵
      ( in0, in0, ..., in0)
      ( in1, in1, ..., in1)
      w0 × ( in0, in0, ..., in0)
+ w2 × ( in1, in1, ..., in1)
sigmoid ⤵ ⤵ ... ⤵
      w1 × ( in0, in0, ..., in0)
+ w3 × ( in1, in1, ..., in1)
sigmoid ⤵ ⤵ ... ⤵
      w4 × ( n0, n0, ..., n0)
+ w5 × ( n1, n1, ..., n1)
sigmoid ⤵ ⤵ ... ⤵
      ( out0, out0, ..., out0)
      ⤵ ⤵ ... ⤵

```

```
st.global [addr2], %r2;
```



**SIMD starts the calculation of the neural network**

# NGPU Execution Model


```
ld.global %r0, [addr0];
ld.global %r1, [addr1];
send.n_data %r0;
send.n_data %r1;
recv.n_data %r2;
```

```

      ⤵ ⤵ ... ⤵
      ⤵ ⤵ ... ⤵
      ( in0, in0, ..., in0)
      ( in1, in1, ..., in1)
w0 × ( in0, in0, ..., in0)
+ w2 × ( in1, in1, ..., in1)
sigmoid ⤵ ⤵ ... ⤵
      w1 × ( in0, in0, ..., in0)
+ w3 × ( in1, in1, ..., in1)
sigmoid ⤵ ⤵ ... ⤵
      w4 × ( n0, n0, ..., n0)
+ w5 × ( n1, n1, ..., n1)
sigmoid ⤵ ⤵ ... ⤵
      ( out0, out0, ..., out0)
      ⤵ ⤵ ... ⤵

```

```
st.global [addr2], %r2;
```




The neurally accelerated SIMD lanes autonomously  
calculate the neural outputs in lock-step

# NGPU Execution Model

```
ld.global %r0, [addr0];  
ld.global %r1, [addr1];  
send.n_data %r0;  
send.n_data %r1;  
recv.n_data %r2;
```

```
      ⤵ ⤵ ... ⤵  
      ⤵ ⤵ ... ⤵  
      ( in0, in0, ..., in0 )  
      ( in1, in1, ..., in1 )  
w0 × ( in0, in0, ..., in0 )  
+ w2 × ( in1, in1, ..., in1 )  
sigmoid ⤵ ⤵ ... ⤵  
      w1 × ( in0, in0, ..., in0 )  
+ w3 × ( in1, in1, ..., in1 )  
sigmoid ⤵ ⤵ ... ⤵  
      w4 × ( n0, n0, ..., n0 )  
+ w5 × ( n1, n1, ..., n1 )  
sigmoid ⤵ ⤵ ... ⤵  
      ( out0, out0, ..., out0 )  
      ⤵ ⤵ ... ⤵
```

```
st.global [addr2], %r2;
```



The accelerated SIMD lanes autonomously  
calculate the neural outputs in lock-step

# NGPU Execution Model


```
ld.global %r0, [addr0];
ld.global %r1, [addr1];
send.n_data %r0;
send.n_data %r1;
recv.n_data %r2;
```

```

      ⤵ ⤵ ... ⤵
      ⤵ ⤵ ... ⤵
      ( in0, in0, ..., in0)
      ( in1, in1, ..., in1)
      w0 × ( in0, in0, ..., in0)
+ w2 × ( in1, in1, ..., in1)
sigmoid ⤵ ⤵ ... ⤵
      w1 × ( in0, in0, ..., in0)
+ w3 × ( in1, in1, ..., in1)
sigmoid ⤵ ⤵ ... ⤵
      w4 × ( n0, n0, ..., n0)
+ w5 × ( n1, n1, ..., n1)
sigmoid ⤵ ⤵ ... ⤵
      ( out0, out0, ..., out0)
      ⤵ ⤵ ... ⤵

```

```
st.global [addr2], %r2;
```




The accelerated SIMD lanes autonomously  
calculate the neural outputs in lock-step

# NGPU Execution Model

```
ld.global %r0, [addr0];  
ld.global %r1, [addr1];  
send.n_data %r0;  
send.n_data %r1;  
recv.n_data %r2;
```

```
      ⤵ ⤵ ... ⤵  
      ⤵ ⤵ ... ⤵  
      ( in0, in0, ..., in0 )  
      ( in1, in1, ..., in1 )  
      w0 × ( in0, in0, ..., in0 )  
+ w2 × ( in1, in1, ..., in1 )  
sigmoid ⤵ ⤵ ... ⤵  
      w1 × ( in0, in0, ..., in0 )  
+ w3 × ( in1, in1, ..., in1 )  
sigmoid ⤵ ⤵ ... ⤵  
      w4 × ( n0, n0, ..., n0 )  
+ w5 × ( n1, n1, ..., n1 )  
sigmoid ⤵ ⤵ ... ⤵  
      ( out0, out0, ..., out0 )  
      ⤵ ⤵ ... ⤵
```




The accelerated SIMD lanes autonomously  
calculate the neural outputs in lock-step



# NGPU Execution Model

```
ld.global %r0, [addr0];  
ld.global %r1, [addr1];  
send.n_data %r0;  
send.n_data %r1;  
recv.n_data %r2;
```

```
      ⤵ ⤵ ... ⤵  
      ⤵ ⤵ ... ⤵  
      ( in0, in0, ..., in0 )  
      ( in1, in1, ..., in1 )  
w0 × ( in0, in0, ..., in0 )  
+ w2 × ( in1, in1, ..., in1 )  
sigmoid ⤵ ⤵ ... ⤵  
      w1 × ( in0, in0, ..., in0 )  
+ w3 × ( in1, in1, ..., in1 )  
sigmoid ⤵ ⤵ ... ⤵  
      w4 × ( n0, n0, ..., n0 )  
+ w5 × ( n1, n1, ..., n1 )  
sigmoid ⤵ ⤵ ... ⤵  
      ( out0, out0, ..., out0 )  
      ⤵ ⤵ ... ⤵
```




The accelerated SIMD lanes autonomously  
calculate the neural outputs in lock-step

# NGPU Execution Model

```
ld.global %r0, [addr0];  
ld.global %r1, [addr1];  
send.n_data %r0;  
send.n_data %r1;  
recv.n_data %r2;
```

```
      ⤵ ⤵ ... ⤵  
      ⤵ ⤵ ... ⤵  
      ( in0, in0, ..., in0 )  
      ( in1, in1, ..., in1 )  
w0 × ( in0, in0, ..., in0 )  
+ w2 × ( in1, in1, ..., in1 )  
sigmoid ⤵ ⤵ ... ⤵  
      w1 × ( in0, in0, ..., in0 )  
+ w3 × ( in1, in1, ..., in1 )  
sigmoid ⤵ ⤵ ... ⤵  
      w4 × ( n0, n0, ..., n0 )  
+ w5 × ( n1, n1, ..., n1 )  
sigmoid ⤵ ⤵ ... ⤵  
      ( out0, out0, ..., out0 )  
      ⤵ ⤵ ... ⤵
```




The accelerated SIMD lanes autonomously  
calculate the neural outputs in lock-step

# NGPU Execution Model

```
ld.global %r0, [addr0];  
ld.global %r1, [addr1];  
send.n_data %r0;  
send.n_data %r1;  
recv.n_data %r2;
```

```
      ⤵ ⤵ ... ⤵  
      ⤵ ⤵ ... ⤵  
      ( in0, in0, ..., in0 )  
      ( in1, in1, ..., in1 )  
      w0 × ( in0, in0, ..., in0 )  
+ w2 × ( in1, in1, ..., in1 )  
sigmoid ⤵ ⤵ ... ⤵  
      w1 × ( in0, in0, ..., in0 )  
+ w3 × ( in1, in1, ..., in1 )  
sigmoid ⤵ ⤵ ... ⤵  
      w4 × ( n0, n0, ..., n0 )  
+ w5 × ( n1, n1, ..., n1 )  
sigmoid ⤵ ⤵ ... ⤵  
      ( out0, out0, ..., out0 )  
      ⤵ ⤵ ... ⤵
```




The accelerated SIMD lanes autonomously  
calculate the neural outputs in lock-step

# NGPU Execution Model

```
ld.global %r0, [addr0];  
ld.global %r1, [addr1];  
send.n_data %r0;  
send.n_data %r1;  
recv.n_data %r2;
```

```
      ( in0, in0, ..., in0 )  
      ( in1, in1, ..., in1 )  
w0 × ( in0, in0, ..., in0 )  
+ w2 × ( in1, in1, ..., in1 )  
sigmoid  
w1 × ( in0, in0, ..., in0 )  
+ w3 × ( in1, in1, ..., in1 )  
sigmoid  
w4 × ( n0, n0, ..., n0 )  
+ w5 × ( n1, n1, ..., n1 )  
sigmoid  
      ( out0, out0, ..., out0 )
```

```
st.global [addr2], %r2;
```



The accelerated SIMD lanes autonomously  
calculate the neural outputs in lock-step

# NGPU Execution Model


```
ld.global %r0, [addr0];
ld.global %r1, [addr1];
send.n_data %r0;
send.n_data %r1;
recv.n_data %r2;
```

```

      ⤵  ⤵  ... ⤵
      ⤵  ⤵  ... ⤵
      ( in0, in0, ..., in0 )
      ( in1, in1, ..., in1 )
      w0 × ( in0, in0, ..., in0 )
+ w2 × ( in1, in1, ..., in1 )
sigmoid ⤵  ⤵  ... ⤵
      w1 × ( in0, in0, ..., in0 )
+ w3 × ( in1, in1, ..., in1 )
sigmoid ⤵  ⤵  ... ⤵
      w4 × ( n0, n0, ..., n0 )
+ w5 × ( n1, n1, ..., n1 )
sigmoid ⤵  ⤵  ... ⤵
      ( out0, out0, ..., out0 )
      ⤵  ⤵  ... ⤵

```

```
st.global [addr2], %r2;
```



The accelerated SIMD lanes autonomously  
calculate the neural outputs in lock-step


# NGPU Execution Model

```
ld.global %r0, [addr0];
ld.global %r1, [addr1];
send.n_data %r0;
send.n_data %r1;
recv.n_data %r2;
```

```

      ⤵   ⤵   ... ⤵
      ⤵   ⤵   ... ⤵
      ( in0, in0, ..., in0)
      ( in1, in1, ..., in1)
      w0 × ( in0, in0, ..., in0)
+ w2 × ( in1, in1, ..., in1)
sigmoid ⤵ ⤵ ... ⤵
      w1 × ( in0, in0, ..., in0)
+ w3 × ( in1, in1, ..., in1)
sigmoid ⤵ ⤵ ... ⤵
      w4 × ( n0, n0, ..., n0)
+ w5 × ( n1, n1, ..., n1)
sigmoid ⤵ ⤵ ... ⤵
      ( out0, out0, ..., out0)
      ⤵   ⤵   ... ⤵

```



SIMD lanes exit neural mode

# NGPU Execution Model


```
ld.global %r0, [addr0];
ld.global %r1, [addr1];
send.n_data %r0;
send.n_data %r1;
recv.n_data %r2;
```

```

      ⤵ ⤵ ... ⤵
      ⤵ ⤵ ... ⤵
      ( in0, in0, ..., in0)
      ( in1, in1, ..., in1)
      w0 × ( in0, in0, ..., in0)
+ w2 × ( in1, in1, ..., in1)
sigmoid ⤵ ⤵ ... ⤵
      w1 × ( in0, in0, ..., in0)
+ w3 × ( in1, in1, ..., in1)
sigmoid ⤵ ⤵ ... ⤵
      w4 × ( n0, n0, ..., n0)
+ w5 × ( n1, n1, ..., n1)
sigmoid ⤵ ⤵ ... ⤵
      ( out0, out0, ..., out0)

```

```
st.global [addr2], %r2;
```



SIMD lanes are in normal mode

# Experimental Setup

Machine Learning, Finance, Vision  
3D Gaming, Medical Imaging  
Numerical Analysis, Image Processing

## GPU Simulator


- GPGPUSim Cycle-Level Simulator
- Fermi-based GTX 480, Shader Core Frequency 1.4 GHz
- NVCC Compiler -O3

## Power Model

- Technology Node 40 nm
- GPUWattch
- McPAT and CACTI, Verilog




# NGPU Speedup




Most applications see speedup with NGPU

# NGPU Speedup




The speedup for **bandwidth-sensitive** applications is limited

# NGPU Speedup with 2x Bandwidth




Bandwidth-sensitive applications see speedup with 2x bandwidth

# NGPU Energy Savings with Baseline Bandwidth




NGPU eliminates the von Neumann overhead which results in energy reduction

# NGPU Energy Savings with Baseline Bandwidth



Even bandwidth-sensitive applications see energy saving

# Application Quality Loss



Quality loss is below 10% in all cases

# NGPU is a Fair Bargain

**Overhead**

**Area Overhead  $\leq 1.0\%$**

**Quality  $\geq 97.5\%$**

**Quality  $\geq 90.0\%$**

**Benefits**

**1.9×  
Speedup**

**2.1×  
Energy  
Reduction**

**2.4×  
Speedup**

**2.8×  
Energy  
Reduction**